New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Initial constant routing support for 7-series #511
Conversation
ddde2c0
to
6b21367
Compare
This is required to explore global routing errors found in f4pga#511. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
This is required to explore global routing errors found in f4pga#511. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Why remove importing of INT_L and INT_R ?
Answered in the thread. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Got it.
6b21367
to
fd70ae8
Compare
fd70ae8
to
a40faec
Compare
This is now working with the latest VPR from conda. That VPR will be integrated into symbiflow-arch-defs in #518, which is currently failing CI, but will then be merged. There is a latent bug in how the CE graph is expressed that I'm working on. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Only major question is about the XXUSEDMUX
, otherwise LGTM.
a40faec
to
7c2e4af
Compare
I've removed the XXUSEDMUX change for now. I think the approach taken here was wrong, and needs another go. |
1cb6899
to
5b328e8
Compare
…7-series dedicated constant sources: - Change yosys to use new VCC and GND black boxes for the $true and $false nets. - Implement synthetic tiles BLK_SY-VCC and BLK_SY-GND that connect to a global VCC and GND constant network respectively. - Connect TIEOFF HARD0 and HARD1 pins to the new global constant networks. - Add additional CARRY0 techmap to handle constant CYINIT signals. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
d5eca42
to
9a46d2b
Compare
…_tracks Multiple changes are required to add this support: - Temporary bounds on min x_low and y_low are removed. - Added basic test to channel2.Channel and fix bug due to unstable track ordering. - Add track model support to points.decompose_points_into_tracks, in particular adding support for tracks that connect a N-1 if available. - Adds more robust channel verification logic in prjxray_create_edges. - Add "right-only" mode to points.decompose_points_into_tracks. This is useful for arches where all pins are statically determined on the right of the tile, rather than choosen. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
9a46d2b
to
a21a6f6
Compare
This implements the routing modifications required for constant support in 7-series parts. It is not currently working because the router cannot handle U-shaped routes. Investigations will continue in a seperate branch to isolate the failure and come up with a proposed modifications to this PR and to modify VPR if required.